The source files are tut5.tv, and ram1.v or ram1.vhd. This is essentially the same as exercise 7, but the control of the bi-directional data bus is simplified by the use of a create_enable statement. The output should be identical to that from exercise 7.