MaiaEDA
Maia
Latest Release: 2021.4
Introduction
Example 1 Example 2 Example 3 Example 4 Self-checking code Manual testing History
Supported simulators Unit test framework Downloads Contact Tutorial
Exercise 1 Exercise 2 Exercise 3 Exercise 4 Exercise 5 Exercise 6 Exercise 7 Exercise 8 Exercise 9 Exercise 10 Exercise 11 Exercise 12 Exercise 13 Exercise 14 Exercise 15 Exercise 16 Automation FIFO test
Language
Introduction Maia and C DUT testing General Constants Functions Control flow Type system Variables Operators Arrays Structures Streams K-maps Object attributes
Maia stuff
Simulator selection Internationalisation Testing VHDL DUTs Network simulation FAQs
Other stuff
Unit Testing TDD Other Verification HDL coding styles
Introduction Coding issues
Blocking vs. NBA Sync vs. async resets FSM coding styles Verilog vs. VHDL
Flip-flops
FD FDE FDC FDCE FDP FDPE FDCP FDCPE FDR FDRE FDS FDSE FDRS FDRSE
Multiplexers
Mux #1 Mux #2 Mux #3 Mux #4 Mux #5 Testbench Synthesis
Latches Shift registers FSMs
Style #1 Style #2 Style #3 Style #4 Style #5

2019.11.939

  Files
Windows 7 mtv-2019.11.939-windows-7.tgz
Windows 10 mtv-2019.11.939-windows-10.tgz
RHEL 7 mtv-2019.11.939-rhel-7.tgz
RHEL 8 mtv-2019.11.939-rhel-8.tgz
SLES 12 mtv-2019.11.939-sles-12.tgz
SLES 15 mtv-2019.11.939-sles-15.tgz
Ubuntu 16.04 mtv-2019.11.939-ubuntu-16.tgz
Ubuntu 18.04 mtv-2019.11.939-ubuntu-18.tgz
Checksums md5sum.txt
 

Copyright © 2020-2021 MaiaEDA. All Rights Reserved