module reg4
   (input      CLK,
    input      [3:0] D,
    output reg [3:0] Q);

   always @(posedge CLK)
     Q <= D;
endmodule